ExamBro
ExamBro
JEE Mains · Physics · STD 12 - 14. Semicondutor electronics


\(\begin{array}{c|c|c} A & B & Y \\\hline 0 & 0 & 1 \\0 & 1 & 1 \\1 & 0 & 0 \\1 & 1 & 1\end{array}\)
To obtain the given truth table, following logic gate should be placed at G :

  1. A OR Gate
  2. B AND Gate
  3. C NOR Gate
  4. D NAND Gate
Verified Solution

Answer & Solution

Correct Answer

(C) NOR Gate

Step-by-step Solution

Detailed explanation

For NOR gate : \(\overline{\mathrm{A} \overline{\mathrm{B}}}=\overrightarrow{\mathrm{A}}+\mathrm{B}\)
Same subject
Explore more questions on app
From JEE Mains
Explore more questions on app